
# INTEGRATED CIRCUITS



Product specification Supersedes data of 1997 Jul 15 IC24 Data Handbook 1998 Jun 23



74LV4052

#### FEATURES

- Optimized for low voltage applications: 1.0 to 6.0 V
- $\bullet$  Accepts TTL input levels between V\_{CC} = 2.7 V and V\_{CC} = 3.6 V
- Low typ "ON" resistance:
- Logic level translation: to enable 3 V logic to communicate with ± 3 V analog signals
- Typical "break before make" built in
- Analog/Digital multiplexing and demultiplexing
- Signal gating
- Output capability: non-standard
- I<sub>CC</sub> category: MSI

#### QUICK REFERENCE DATA

GND = 0 V;  $T_{amb} = 25^{\circ}C$ ;  $t_r = t_f \le 2.5$  ns

#### DESCRIPTION

The 74LV4052 is a low-voltage CMOS device and is pin and function compatible with the 74HC/HCT4052.

The 74LV4052 is a dual 4-channel analog multiplexer/demultiplexer with a common select logic. Each multiplexer has four independent inputs/outputs (nY $_0$  to nY $_3$ ) and a common input/output (nZ). The common channel select logics include two digital select inputs (S0 and  $S_1$ ) and an active LOW enable input ( $\overline{E}$ ).

With E LOW, one of the four switches is selected (low impedance ON-state) by  $S_0$  and  $S_1$ . With  $\overline{E}$  HIGH, all switches are in the high impedance OFF-state, independent of  $S_0$  and  $S_1.\ V_{CC}$  and GND are the supply voltage pins for the digital control inputs ( $S_0$ ,  $S_1$  and  $\overline{E}$ ). The V<sub>CC</sub> to GND ranges are 1.0 to 6.0 V. The analog inputs/outputs (nY<sub>0</sub>, to nY<sub>3</sub>, and nZ) can swing between V<sub>CC</sub> as a positive limit and V<sub>EE</sub> as a negative limit. V<sub>CC</sub> - V<sub>EE</sub> may not exceed 6.0 V. For operation as a digital multiplexer/demultiplexer,  $\mathsf{V}_{\mathsf{EE}}$  is connected to GND (typically ground).

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT	
t <sub>PZH</sub> /t <sub>PZL</sub>	Turn "ON" time Ē or V <sub>OS</sub> S <sub>n</sub>	$C_L = 15 \text{ pF}$ $R_L = 1K\Omega$	30		
t <sub>PHZ</sub> /t <sub>PLZ</sub>	Turn "OFF" time Ē or V <sub>OS</sub> S <sub>n</sub>	$V_{CC} = 3.3 V$	22	ns	
Cl	Input capacitance		3.5		
C <sub>PD</sub>	Power dissipation capacitance per switch	See Notes 1 and 2	57	pF	
C <sub>S</sub> Maximum switch capacitance independent (Y) common (Z)			5 12	P.	

NOTES:

 $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ) 1.

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum ((C_L + C_S) \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;

fo = output frequency in MHz; C<sub>S</sub> = maximum switch capacitance in pF;

 $V_{CC}$  = supply voltage in V;  $\sum ((C_L + C_S) \times V_{CC}^2 \times f_0)$  = sum of the outputs.

2. The condition is  $V_I = GND$  to  $V_{CC}$ .

#### ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	Code
16-Pin Plastic DIL	-40°C to +125°C	74LV4052 N	74LV4052 N	SOT38-4
16-Pin Plastic SO	-40°C to +125°C	74LV4052 D	74LV4052 D	SOT109-1
16-Pin Plastic SSOP Type II	-40°C to +125°C	74LV4052 DB	74LV4052 DB	SOT338-1
16-Pin Plastic TSSOP Type I	-40°C to +125°C	74LV4052 PW	74LV4052PW DH	SOT403-1

#### **PIN CONFIGURATION**


2Y <sub>0</sub> 1		16 V <sub>CC</sub>
2Y <sub>2</sub> 2		15 1Y <sub>2</sub>
2Z 3		14 1Y <sub>1</sub>
2Y <sub>3</sub> 4		13 1Z
2Y <sub>1</sub> 5		12 1Y <sub>0</sub>
E 6		11 1Y <sub>3</sub>
V <sub>EE</sub> 7		10 S <sub>0</sub>
GND 8		9 S <sub>1</sub>
	SV	/01697

#### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION	
1, 5, 2, 4	2Y <sub>0</sub> , 2Y <sub>3</sub>	Independent inputs/outputs	
6	Ē	Enable input (active LOW)	
7	V <sub>EE</sub>	Negative supply voltage	
8	GND	Ground (0 V)	
10, 9	S <sub>0</sub> , S <sub>1</sub>	Select inputs	
12, 14, 15, 11	$1Y_0$ to $1Y_3$	Independent inputs/outputs	
13, 3	1Z, 2Z	Common inputs/outputs	
16	V <sub>CC</sub>	Positive supply voltage	

## 74LV4052

### LOGIC SYMBOL




#### **FUNCTION TABLE**

	INPUTS						
Ē	S <sub>1</sub>	ON					
L	L	L	nY <sub>0</sub> – nZ nY <sub>1</sub> – nZ				
L	L	н	nY <sub>1</sub> – nZ				
L	Н	L	$nY_2 - nZ$				
L	Н	Н	nY <sub>3</sub> – nZ				
Н	Х	Х	None				


#### NOTES:

1. H = HIGH voltage level 2. L = LOW voltage level 3. X = don't care


### LOGIC SYMBOL (IEEE/IEC)



### FUNCTIONAL DIAGRAM



### SCHEMATIC DIAGRAM (ONE SWITCH)



74LV4052

Product specification

74LV4052

#### ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

In accordance with the Absolute Maximum Rating System (IEC 134). Voltages are referenced to GND (ground = 0 V).

SYMBOL	DL PARAMETER CONDITIONS		RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +7.0	V
$\pm I_{IK}$	DC input diode current	$V_{\rm I}$ < -0.5 or $V_{\rm I}$ > $V_{\rm CC}$ + 0.5 V	20	mA
$\pm I_{SK}$	DC switch diode current	$V_{\rm S}$ < -0.5 or $V_{\rm S}$ > $V_{\rm CC}$ + 0.5 V	20	mA
$\pm I_{S}$	DC switch current	$-0.5 \text{ V} < \text{V}_{\text{S}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	25	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
Power dissipation per package – plastic DIL – plastic mini-pack (SO)		for temperature range: -40 to +125°C above +70°C derate linearly with 12 mW/K above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	750 500 400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

#### **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC</sub>	DC supply voltage	See Note 1 and Figure 5	1.0	3.3	6.0	V
VI	Input voltage		0	-	V <sub>CC</sub>	V
Vo	Output voltage		0	-	V <sub>CC</sub>	V
T <sub>amb</sub>	Operating ambient temperature range in free air	See DC and AC characteristics	-40 -40		+85 +125	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.0 V \text{ to } 2.0 V$ $V_{CC} = 2.0 V \text{ to } 2.7 V$ $V_{CC} = 2.7 V \text{ to } 6.0 V$	- - -	- - -	500 200 100	ns/V

NOTE:

1. The LV is guaranteed to function down to  $V_{CC}$  = 1.0V (input levels GND or  $V_{CC}$ ); DC characteristics are guaranteed from  $V_{CC}$  = 1.2V to  $V_{CC}$  = 6.0V.

### **DC ELECTRICAL CHARACTERISTICS**

Over recommended operating conditions, voltages are referenced to GND (ground = 0 V)

				LIMITS						
SYMBOL	PARAMETER	TEST CO	NDITIONS	-4	0°C to +8	5°C	-40°C to +125°C		UNIT	
				MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1	
		V <sub>CC</sub> = 1.2 V		0.9			0.9			
		V <sub>CC</sub> = 2.0 V		1.4			1.4		1	
VIH	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6 V		2.0			2.0		V	
	Vollage	V <sub>CC</sub> = 4.5 V		3.15			3.15		1	
		V <sub>CC</sub> = 6.0 V		4.20			4.20		1	
		V <sub>CC</sub> = 1.2 V				0.3		0.3		
		V <sub>CC</sub> = 2.0 V				0.6		0.6	1	
V <sub>IL</sub>	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6 V				0.8		0.8	V	
	Voltage	V <sub>CC</sub> = 4.5 V				1.35		1.35	1	
		V <sub>CC</sub> = 6.0 V				1.80		1.80	1	
	Input leakage	V <sub>CC</sub> = 3.6				1.0		1.0		
±II	current	$V_{\rm CC} = 6.0$	$V_{I} = V_{CC} \text{ or GND}$			2.0		2.0	- μΑ	
	Analog switch	V <sub>CC</sub> = 3.6	$V_{I} = V_{IH} \text{ or } V_{IL}$			1.0		1.0		
±ls	OFF-state current per channel	V <sub>CC</sub> = 6.0	$IV_SI = V_{CC} - GND$ (See Figure 2)			2.0		2.0	μΑ	
	Analog switch	V <sub>CC</sub> = 3.6	$V_{I} = V_{IH} \text{ or } V_{IL}$			1.0		1.0		
	ON-state current	V <sub>CC</sub> = 6.0	IV <sub>S</sub> I = V <sub>CC</sub> - GND (See Figure 3)			2.0		2.0	- μΑ	
	Quiescent supply	00	$V_I = V_{CC}$ or GND;			20.0		40		
Icc	current	V <sub>CC</sub> = 6.0 V	$V_{IS} = GND \text{ or } V_{CC};$ $V_{OS} = V_{CC} \text{ or } GND$			40.0		80	- μΑ	
$\Delta I_{CC}$	Additional quiescent supply current per input	$V_{CC} = 2.7 \text{ to } 3.6 \text{ V}$	$V_{I} = V_{CC} - 0.6 V$			500		850	μA	
		V <sub>CC</sub> = 1.2 V								
	ON-resistance	V <sub>CC</sub> = 2.0 V			145	325		375	1	
R <sub>ON</sub>	(peak)	V <sub>CC</sub> = 2.7 V	$V_I = V_{IH} \text{ or } V_{IL};$		90	200		235	Ω	
		$V_{CC} = 3.0 \text{ to } 3.6 \text{ V}$	I <sub>S</sub> = 1000 μA;		80	180		210	1	
		V <sub>CC</sub> = 4.5 V	V <sub>IS =</sub> V <sub>CC</sub> to GND		60	135		160	1	
		V <sub>CC</sub> = 6.0 V	1		55	125		145	1	
		V <sub>CC</sub> = 1.2 V			225					
	ON-resistance	V <sub>CC</sub> = 2.0 V			110	235		270	1	
R <sub>ON</sub>	(rail)	V <sub>CC</sub> = 2.7 V	$V_{I} = V_{IH} \text{ or } V_{IL}$		70	145		165	Ω	
		$V_{CC}$ = 3.0 to 3.6 V	I <sub>S</sub> = 1000 <sub>μ</sub> A;		60	130		150		
		V <sub>CC</sub> = 4.5 V	V <sub>IS =</sub> GND		45	100		115	1	
		V <sub>CC</sub> = 6.0 V	1 1		40	85		100	1	

NOTES:
1. All typical values are measured at T<sub>amb</sub> = 25°C.
2. At supply voltages approaching 1.2 V, the analog switch ON-resistance becomes extremely non-linear. Therefore, it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.
3. R<sub>ON</sub> (MAX) data is preliminary.

74LV4052

### 74LV4052

						LIMITS			
SYMBOL	PARAMETER	TEST CONDITIONS		-40°C to +85°C			-40°C t	o +125°C	
				MIN	TYP <sup>1</sup>	MAX	MIN	MAX	1
		V <sub>CC</sub> = 1.2 V	$V_{I} = V_{IH} \text{ or } V_{IL};$ $I_{S} = 100 \ _{\mu}A;$ $V_{IS} = V_{CC}$		250				Ω
	ON-resistance	V <sub>CC</sub> = 2.0 V			120	320		370	
R <sub>ON</sub>	(rail)	V <sub>CC</sub> = 2.7 V	$V_I = V_{IH} \text{ or } V_{IL};$		75	195		225	1 '
		V <sub>CC</sub> = 3.0 to 3.6 V	$I_{S} = 1000 \mu A;$ $V_{IS} = V_{CC}$		70	175		205	Ω
		V <sub>CC</sub> = 4.5 V	$V_{IS} = V_{CC}$		50	130		150	1
		V <sub>CC</sub> = 6.0 V	1		45	120		135	1
		V <sub>CC</sub> = 1.2 V							
	Maximum variation	V <sub>CC</sub> = 2.0 V	1		5				1
ΔR <sub>ON</sub>	of ON-resistance	V <sub>CC</sub> = 2.7 V	$V_{I} = V_{IH} \text{ or } V_{IL}$		4				$\Box_{\Omega}$
	between any two	V <sub>CC</sub> = 3.0 to 3.6 V	$V_{IS} = V_{CC}$ to GND		4				
	channels	V <sub>CC</sub> = 4.5 V	1		3				1
		V <sub>CC</sub> = 6.0 V	1		2		1		1

#### NOTES:

All typical values are measured at T<sub>amb</sub> = 25°C.
 At supply voltages approaching 1.2 V, the analog switch ON-resistance becomes extremely non-linear. Therefore, it is recommended that these devices be used to transmit digital signals only, when using these supply voltages.

3. R<sub>ON</sub> (MAX) data is preliminary.




Figure 1. Test circuit for measuring ON-resistance (R<sub>ON</sub>).




Figure 3. Test circuit for measuring ON-state current.




Figure 2. Test circuit for measuring OFF-state current.




Figure 4. Typical ON-resistance (Ron) as a function of input voltage ( $V_{is}$ ) for  $V_{is} = 0$  to  $V_{CC} - V_{EE}$ .

### 74LV4052




Figure 5. Guaranteed operating area as a function of the supply voltages.

#### **AC CHARACTERISTICS**

GND = 0 V;  $t_r = t_f \le 2.5ns$ ; C<sub>L</sub> = 50pF

		CONDIT	ON						
SYMBOL	PARAMETER	CONDITI	–40 to +85 °C			–40 to +125 °C		UNIT	
		V <sub>CC</sub> (V)	OTHER	MIN	TYP <sup>1</sup>	МАХ	MIN	МАХ	
		1.2			25				
		2.0	R <sub>L</sub> = ∞;		9	17		20	
t	Propagation delay	2.7	$C_{L} = 50 \text{ pF}$		6	13		15	ns
t <sub>PHL</sub> /t <sub>PLH</sub>	V <sub>is</sub> to V <sub>os</sub>	3.0 to 3.6	Figure 12		5 <sup>2</sup>	10		12	115
		4.5	Figure 12		4	9		10	-
		6.0			3	7		8	
		1.2			190				ns
		2.0	$R_L = 1k\Omega;$		65	121		146	
t/t	Turn-on time	2.7	$C_{L} = 50  \text{pF}$		48	89		108	
t <sub>PZH</sub> /t <sub>PZL</sub>	Ē, S <sub>n</sub> to V <sub>OS</sub>	3.0 to 3.6	Figures 13		36 <sup>2</sup>	71		86	
		4.5	and 1		32	60		73	
		6.0			25	46		56	
		1.2			125				
		2.0	$R_L = 1k\Omega$ :		43	80		95	ns
t <sub>PHZ</sub> /t <sub>PLZ</sub>	Turn-off time	2.7	$C_L = 50  \text{pF}$		33	59		71	
'PHZ/'PLZ	Ē, Sn to V <sub>OS</sub>	3.0 to 3.6	Figures 13		26 <sup>2</sup>	48		57	
		4.5	and 1		23	41		49	
		6.0			18	32		38	

NOTES:

1. Unless otherwise stated, all typical values are measured at  $T_{amb} = 25^{\circ}C$ 2. Typical values are measured at  $V_{CC} = 3.3 V$ .

### 74LV4052

#### ADDITIONAL AC CHARACTERISTICS

Recommended conditions and typical values

GND = 0 V;  $t_r = t_f \le 2.5$ ns

SYMBOL	PARAMETER	TYP.	UNIT	V <sub>CC</sub> (V)	V <sub>is(p-p)</sub> (V)	CONDITIONS
	Sine-wave distortion f = 1 kHz	0.80 0.40	%	3.0 6.0	2.75 5.50	$R_L = 10 k\Omega$ ; $C_L = 50 pf$ Figure 9 and 10
	Sine-wave distortion f = 10 kHz	2.40 1.20	%	3.0 6.0	2.75 5.50	$R_L = 10 k\Omega; C_L = 50 pf$ Figure 9 and 10
	Switch "OFF" signal feed through	-50 -50	dB	3.0 6.0	Note 1	$R_L = 600 \Omega$ ; $C_L = 50 pf$ ; f= 1 MHz Figures 5 and 11
	Crosstalk between any two switches/multiplexers	-60 -60	dB	3.0 6.0	Note 1	$R_L = 600 \Omega$ ; $C_L = 50 pf$ ; f= 1 MHz Figure 8
V <sub>(p-p)</sub>	Crosstalk voltage between enable or address input to any switch (peak-to-peak value)	110 120	mV	3.0 6.0		$R_L = 600 \Omega$ ; $C_L = 50 pf$ ; f= 1 MHz (S <sub>n</sub> or Ē, square wave between V <sub>CC</sub> and GND t <sub>r</sub> = t <sub>f</sub> = 6 ns) Figure 8
f <sub>max</sub>	Minimum frequency response (–3 dB)	180 200	MHz	3.0 6.0	Note 2	$R_L = 50 \Omega$ ; $C_L = 50 pF$ Figures 6, 8 and 9
CS	Maximum switch capacitance	5	pf			

**GENERAL NOTES:** 

1. V<sub>is</sub> is the input voltage at nY or nZ terminal, whichever is assigned as an input.

2. V<sub>OS</sub> is the output voltage at nY or nZ terminal, whichever is assigned as an output.

NOTES:

1. Adjust input voltage V<sub>is</sub> is 0 dBm level (0 dBm = 1 mW into 600  $\Omega$ ).

2. Adjust input voltage V<sub>is</sub> is 0 dBm level at V<sub>OS</sub> for 1 MHz (0 dBm = 1 mW into 50  $\Omega$ ).




Figure 6. Typical switch "OFF" signal feed-through as a function of frequency.

### NOTES TO FIGURES 6 AND 7:

Test conditions: V<sub>CC</sub> = 3.0 V; GND = 0 V; V<sub>EE</sub> = -3.0 V; R<sub>L</sub> = 50  $\Omega$ ; R<sub>SOURCE</sub> = 1k $\Omega$ .




Figure 7. Typical frequency response.





Figure 8. Test circuit for measuring crosstalk between any two switches. (a) channel ON condition; (b) channel OFF condition.

### 74LV4052

#### **NOTE TO FIGURE 8:**

The crosstalk is defined as follows (oscilloscope output):






Figure 9. Test circuit for measuring crosstalk between control and any switch.

# NOTE TO FIGURE 9:

Adjust input voltage to obtain 0 dBm at V<sub>OS</sub> when  $F_{in}$  = 1 MHz. After set-up frequency of  $f_{in}$  is increased to obtain a reading of –3 dB at V<sub>OS</sub>.






Figure 10. Test circuit for measuring minimum frequency response.









Figure 12. Test circuit for measuring switch "OFF" signal feed-through.

### 74LV4052

#### **WAVEFORMS**

#### NOTES:

- 1.
- $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with 2. the output load
- 3.  $V_x = V_{OL} + 0.3 V \text{ at } 2.7 V \le V_{CC} \le 3.6 V$   $V_x = V_{OL} + 0.1 \times V_{CC} \text{ at } 2.7 V > V_{CC} > 3.6 V$   $V_Y = V_{OH} 0.3 V \text{ at } 2.7 V \le V_{CC} \le 3.6 V$   $V_Y = V_{OH} 0.1 \times V_{CC} \text{ at } 2.7 V > V_{CC} > 3.6 V$








Figure 14. Turn-on and turn-off times for the inputs  $(S_n, \overline{E})$  to the output  $(V_{os})$ .

#### **TEST CIRCUIT**






Figure 15. Load circuitry for switching times.

#### 1998 Jun 23





#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	b <sub>2</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	e <sub>1</sub>	L	M <sub>E</sub>	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE	
SOT38-4						<del>-92-11-17-</del> 95-01-14	

SOT38-4


#### А X Πу = v 🕅 A ΗF Q $A_2$ A<sub>1</sub> pin 1 index Ā Lp H Ш 8 J<mark>bp</sub>₩M</mark> е detail X 2.5 5 m m 0 scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) А E<sup>(1)</sup> Z<sup>(1)</sup> D<sup>(1)</sup> UNIT **A**<sub>1</sub> $A_2$ $A_3$ bp с е $\mathsf{H}_\mathsf{E}$ L Lp Q ۷ w у θ max. 0.25 1.45 0.49 0.25 10.0 4.0 6.2 0.7 1.0 0.7 1.75 1.27 1.05 0.25 0.25 mm 0.25 0.1 0.10 1.25 0.36 0.19 9.8 3.8 5.8 0.4 0.6 0.3 8° $0^{\circ}$ 0.0098 0.057 0.019 0.0098 0.39 0.16 0.24 0.039 0.028 0.028 inches 0.069 0.01 0.050 0.041 0.01 0.01 0.004 0.0039 0.049 0.014 0.0075 0.38 0.15 0.23 0.016 0.020 0.012 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN ISSUE DATE VERSION PROJECTION IEC JEDEC EIAJ <del>91-08-13</del> ] 🔘 SOT109-1 076E07S MS-012AC E 95-01-23

#### SO16: plastic small outline package; 16 leads; body width 3.9 mm


### 74LV4052

SOT109-1

### 74LV4052



### 74LV4052



### 74LV4052

DEFINITIONS					
Data Sheet Identification	Product Status	Definition			
Objective Specification	Formative or in Design	This data sheet contains the design target or goal specifications for product development. Specifications may change in any manner without notice.			
Preliminary Specification	Preproduction Product	This data sheet contains preliminary data, and supplementary data will be published at a later date. Phi Semiconductors reserves the right to make changes at any time without notice in order to improve des and supply the best possible product.			
Product Specification	Full Production	This data sheet contains Final Specifications. Philips Semiconductors reserves the right to make changes at any time without notice, in order to improve design and supply the best possible product.			

Philips Semiconductors and Philips Electronics North America Corporation reserve the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

#### LIFE SUPPORT APPLICATIONS

Philips Semiconductors and Philips Electronics North America Corporation Products are not designed for use in life support appliances, devices, or systems where malfunction of a Philips Semiconductors and Philips Electronics North America Corporation Product can reasonably be expected to result in a personal injury. Philips Semiconductors and Philips Electronics North America Corporation customers using or selling Philips Semiconductors and Philips Electronics North America Corporation so at their own risk and agree to fully indemnify Philips Semiconductors and Philips Electronics North America Corporation for any damages resulting from such improper use or sale.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code

Document order number:

Date of release: 05-96 9397-750-04461

Let's make things better.



PHILIPS